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Abstract-Computer-Aided synthesis of sequential functions of VLSI 
systems, such as microprocessor control units, must include design op­
timization procedures to yield area-effective circuits. We model se­
quential functions as deterministic synchronous Finite State Machines 
(FSM's), and we consider a regular and structured implementation by 
means of Programmable Logic Arrays (PLA's) and feedback registers. 
State assignment, i.e., binary encoding of the internal states of the 
finite state machine, affects substantially the silicon area taken by such 
an implementation. Several state assignment techniques have been pro­
posed in the past. However, to the best of our knowledge, no Computer­
Aided Design tool is in use today for an efficient encoding of control 
logic. We propose an algorithm for optimal state assignment. Optimal 
state assignment is based on an innovative strategy: logic minimization 
of the combinational component of the finite state machine is applied 
before state encoding. Logic minimization is performed on a symbolic 
(code independent) description of the finite state machine. The minimal 
symbolic representation defines the constraints of a new encoding prob­
lem, whose solutions are the state assignments that allow the implemen­
tation of the PLA with at most as many product-terms as the cardi­
nality of the minimal symbolic representation. In this class, an optimal 
encoding is one of minimal length satisfying these constraints. A heu­
ristic algorithm constructs a solution to the constrained encoding prob­
lem. The algorithm has been coded in a computer program, KISS, and 
tested on several examples of finite state machines. Experimental re­
suIts have shown that the method is an effective tool for designing finite 
state machines. 
I. INTRODUCTION 
VERY LARGE Scale Integrated (VLSI) circuits re­quire a structured and hierarchical design methodol­
ogy to cope with design complexity. Automated synthesis 
of regular modules implementing functional components 
allows a decrease in the design time while ensuring elec-
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trical correctness. Unfortunately, computer-aided synthe­
sis techniques often yield integrated circuits requiring a 
large amount of silicon area. Therefore, automated syn­
thesis of VLSI modules must include design optimization 
procedures to be effective in industrial design. 
Sequential circuits play a major role in the control part 
of digital systems. Digital computers are very complex 
examples of sequential systems and involve a combination 
of sequential functions. 
A sequential function can be represented by several 
models [20] . The deterministic finite state machine 
or deterministic automaton representation is used in the 
sequel and is referred to as a finite state machine (FSM) 
for the sake of simplicity. 
Hardware implementations of finite state machines con­
sist of two major components: a combinational circuit and 
a memory. The memory stores a representation of the state 
of the machine at any given time and the combinational 
circuit generates the machine primary outputs as a func­
tion of the machine state and/or the machine primary in­
puts (Fig. 1 ) .  
The implementation o f  sequential functions in VLSI 
system design has to satisfy two major requirements: 
i) regular and structured design that can be supported 
by computer-aided tools; 
ii) size and performance of the silicon implementation. 
A PLA implementation of the FSM combinational com­
ponent can satisfy both requirements. Since FSM memory 
components, as well as PLA's, can be designed by means 
of regular structures, the entire FSM implementation can 
be regular and structured. This allows the automation of 
FSM-based sequential-circuit design. Moreover, several 
techniques, like logic minimization and topological com-
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